All the transistors (i.e. coplanar OFETs, DOFETs, and staggerd OFETs) are fabricated with the same materials and fabrication process, on the same plastic foil. For all transistors the metal electrodes thickness is tMETAL = 30 nm, the insulator 1 thickness is tINS1 = 350 nm (insulator 1 capacitance per unit area is Ci = 9.5×10 -9 F cm -2 ), the semiconductor thickness is tSEM = 100 nm, and the insulator 2 thickness is tINS2 = 1400 nm (insulator 2 capacitance per unit area is Ci(2) = 0.25×Ci = 2.375×10 -9 F cm -2 ). (a) Conventional bottom-gate bottom-contact coplanar OFET. The "insulator 2" is used as a capping layer. The OFET geometries are the following: source length LS = 5 µm, drain length LD = 5 µm, channel width W = 100 µm, and channel length L = 12.5 µm (named OFET1) or L = 100 µm (named OFET2). (b) DOFET architecture. The DOFET geometries are the following: source length LS = 5 µm, drain length LD = 5 µm, channel width W = 100 µm, channel length L = 12.5 µm, control source length LCS = 10 µm, control drain length LCD = 10 µm, control source to source enclosure ES-CS = 5 µm, and control drain to drain enclosure ED-CD = 5 µm. (c) Conventional bottom-contact topgate staggered DOFET. The staggered DOFET geometries are the following: source length LS = 5 µm, drain length LD = 5 µm, channel width W = 100 µm, and channel length L = 12.5 µm.
. As expected, the contact resistance of the staggered OFET is VG dependent: the source and drain contact resistances get lower by increasing the gate voltage. In contrast, in the DOFET the contact resistance is independent of VG and it is always much smaller than that of the conventional staggered OFET. In the DOFET the residual contact resistance can be attributed to the drain side, where the contact resistance is not enhanced (VCD = 0 V). It is worth noting that the gate electric-field in the staggered OFET biased at VG = -40 V (EY-G(STAG) = 1.14 MV cm -1 ) is the same of that at the control source in the DOFET (EY-CS = 1.14 MV cm -1 ) because the insulator is the same (viz. insulator 2, Supplementary Figs. 1b and 1c) . Supplementary Fig. 1b . RP and RCH are calculated from the measurements with the method [1] . RP << RCH, and, thanks to the charge diffusion, RP is independent of the gate voltage. It is worth noting that the "residual" contact resistance RP can be further reduced because the measured RP = 20 kΩ cm is obtained when the CD region is not formed (VCD = 0 V), and thus, an energy barrier is still present at the drain. Supplementary Figs. 1b and 1c . In a staggered transistor the channel-length modulation is large because the source and drain electrodes are at the opposite side of the gate: the electric-field-lines spread from the drain electrode in the semiconductor inducing a large depletion area before they reach the gate electrode. Therefore, the carriers should cross a large resistive zone before reaching the drain. The width of the depleted region depends on the drain voltage eventually leading to a variation of the channel length. This effect is inherently due to the transistor architecture. On the contrary, in a DOFET the channel-length modulation is suppressed and it bahaves like an ideal current generator. 
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